Today's leading-edge system-on-chip (SoC) designs typically have multiple clock domains and, in many cases, multiple internally generated clocks. In test mode, those clocks may be combined into one, ...

To many engineers, clock selection involves nothing more than identifying a clock that will generate the necessary frequency or frequencies/output format, including it in the design, and moving on.